74AUP2G241 - Low-power Dual Buffer/line Driver

Product Overview

NXP

Part number	74AUP2G241
Manufacturer	NXP
File Size	166.99 KB
Description	Low-power Dual Buffer/line Driver
Datasheet	74AUP2G241 Datasheet
Additional preview pages of the 74AUP2G241 datasheet.

The 74AUP2G241 provides a dual non-inverting buffer/line driver with 3-state outputs.

The 3-state outputs are controlled by the output enable inputs 1OE and 2OE.

A HIGH level at pin 1OE causes output 1Y to assume a high-impedance OFF-state.

I Wide supply voltage range from 0.8 V to 3.6 V I High noise immunity I Complies with JEDEC standards: N JESD8-12 (0.8 V to 1.3 V) N JESD8-11 (0.9 V to 1.65 V) N JESD8-7 (1.2 V to 1.95 V) N JESD8-5 (1.8 V to 2.7 V) N JESD8-B (2.7 V to 3.6 V) I ESD protection: N HBM JESD22-A114E Class 3A exceeds 5000 V N MM JESD22-A115-A exceeds 200 V N CDM JESD22-C101C exceeds 1000 V I Low static power consumption; ICC = 0.9 µA (maximum) I Latch-up performance exceeds 100 mA per JESD 78 Class II I Inputs accept.

📁 Similar Datasheet

Other Datasheets by NXP

Published: Aug 31, 2009 |