74F113 Datasheet | NXP Semiconductors

INTEGRATED CIRCUITS 74F113 Dual J-K negative edge-triggered flip-flops without reset Product specification IC15 Data Handbook 1991 Feb 14 Philips Semiconductors Philips Semiconductors Product specification Dual J-K negative edge-triggered flip-flops without reset FEATURE - Industrial temperature range available (- 40°C to +85°C) DESCRIPTION The 74F113, dual negative edge-triggered JK-type flip-flop, Features individual J, K, clock (CP), set (SD) inputs, true and plementary outputs. The asynchronous SD input, when low, forces the outputs to the steady state levels as shown in the function table regardless of the level at the other inputs. A high level on the clock (CP)...