Datasheet4U Logo Datasheet4U.com

74HC165 - 8-bit parallel-in/serial out shift register

General Description

The 74HC165; 74HCT165 are high-speed Si-gate CMOS devices that comply with JEDEC standard no.

7A.

They are pin compatible with Low-power Schottky TTL (LSTTL).

Key Features

  • I Asynchronous 8-bit parallel load I Synchronous serial input I Complies with JEDEC standard no. 7A I ESD protection: N HBM JESD22-A114E exceeds 2000 V N MM JESD22-A115-A exceeds 200 V I Specified from.
  • 40 °C to +85 °C and from.
  • 40 °C to +125 °C 3.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC165 8-Bit Parallel-Load Shift Registers Texas Instruments
74HC165 8-bit parallel-in/serial out shift register nexperia
74HC165-Q100 8-bit parallel-in/serial out shift register nexperia
74HC165D 8-Bit Shift Register Toshiba
74HC165D 8-bit parallel-in/serial out shift register nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
74HC164 8-bit serial-in / parallel-out shift register
74HC11 Triple 3-input AND gate
74HC123 Dual retriggerable monostable multivibrator
74HC123-Q100 Dual retriggerable monostable multivibrator
74HC125 Quad buffer/line driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC165; 74HCT165 8-bit parallel-in/serial out shift register Rev. 03 — 14 March 2008 Product data sheet 1. General description The 74HC165; 74HCT165 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL (LSTTL). The 74HC165; 74HCT165 are 8-bit parallel-load or serial-in shift registers with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel load (PL) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously. When PL is HIGH, data enters the register serially at the DS input and shifts one place to the right (Q0 → Q1 → Q2, etc.) with each positive-going clock transition.