Datasheet4U Logo Datasheet4U.com

74HC4040 - 12-stage binary ripple counter

Datasheet Summary

Description

The 74HC4040; 74HCT4040 is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q0 to Q11).

The counter advances on the HIGH-to-LOW transition of CP.

Features

  • Complies with JEDEC standard no. 7A.
  • Input levels:.
  • For 74HC4040: CMOS level.
  • For 74HCT4040: TTL level.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • Multiple package options.
  • Specified from 40 C to +85 C and from 40 C to +125 C 3.

📥 Download Datasheet

Datasheet preview – 74HC4040

Datasheet Details

Part number 74HC4040
Manufacturer NXP
File Size 156.24 KB
Description 12-stage binary ripple counter
Datasheet download datasheet 74HC4040 Datasheet
Additional preview pages of the 74HC4040 datasheet.

📁 Similar Datasheet

  • 74HC4040 - 12-Bit Asynchronous Binary Counters (Texas Instruments)
  • 74HC4040 - 12-stage binary ripple counter (nexperia)
  • 74HC4040-Q100 - 12-stage binary ripple counter (nexperia)
  • 74HC4040D - 12-stage binary ripple counter (nexperia)
  • 74HC4046 - Phase-Locked Loop (ON)
  • 74HC4046 - CMOS Phase Lock Loop (Fairchild)
  • 74HC4046 - Phase-Locked Loop (System Logic)
  • 74HC4046A - Phase-locked loop (nexperia)
  • 74HC4046A - Phase-locked-loop (Philips)
  • 74HC4049 - Hex inverting HIGH-to-LOW level shifter (nexperia)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
74HC4040; 74HCT4040 12-stage binary ripple counter Rev. 5 — 3 February 2016 Product data sheet 1. General description The 74HC4040; 74HCT4040 is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle flip-flop. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits  Complies with JEDEC standard no.
Published: |