Datasheet4U Logo Datasheet4U.com

74LVC1GU04 - Inverter

Description

The 74LVC1GU04 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

The input can be driven from either 3.3 or 5 V devices.

This feature allows the use of this device in a mixed 3.3 and 5 V environment.

Features

  • Wide supply voltage range from 1.65 to 5.5 V.
  • High noise immunity.
  • Complies with JEDEC standard:.
  • JESD8-7 (1.65 to 1.95 V).
  • JESD8-5 (2.3 to 2.7 V).
  • JESD8B/JESD36 (2.7 to 3.6 V).
  • ±24 mA output drive (VCC = 3.0 V).
  • CMOS low power consumption.
  • Latch-up performance exceeds 250 mA.
  • Input accepts voltages up to 5 V.
  • SOT353 package. QUICK.

📥 Download Datasheet

Datasheet preview – 74LVC1GU04

Datasheet Details

Part number 74LVC1GU04
Manufacturer NXP
File Size 80.95 KB
Description Inverter
Datasheet download datasheet 74LVC1GU04 Datasheet
Additional preview pages of the 74LVC1GU04 datasheet.

📁 Similar Datasheet

Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS DATA SHEET 74LVC1GU04 Inverter Product specification Supersedes data of 2000 Dec 12 File under Integrated Circuits, IC24 2001 Apr 06 Philips Semiconductors Product specification Inverter FEATURES • Wide supply voltage range from 1.65 to 5.5 V • High noise immunity • Complies with JEDEC standard: – JESD8-7 (1.65 to 1.95 V) – JESD8-5 (2.3 to 2.7 V) – JESD8B/JESD36 (2.7 to 3.6 V). • ±24 mA output drive (VCC = 3.0 V) • CMOS low power consumption • Latch-up performance exceeds 250 mA • Input accepts voltages up to 5 V • SOT353 package. QUICK REFERENCE DATA Ground = 0 V; Tamb = 25 °C; tr = tf ≤ 2.5 ns. SYMBOL tPHL/tPLH PARAMETER propagation delay A to Y CONDITIONS VCC = 1.8 V; CL = 30 pF; RL = 1 kΩ VCC = 2.5 V; CL = 30 pF; RL = 500 Ω VCC = 3.
Published: |