Datasheet4U Logo Datasheet4U.com

74LVT162374 - 3.3V 16-bit edge-triggered D-type flip-flop

General Description

The 74LVT162374 is a high performance BiCMOS product designed for VCC operation at 3.3 V.

The 74LVT162374 is designed with 30 Ω series resistance in both the HIGH and LOW states of the output.

Key Features

  • s s s s s s s s s s s s s 16-bit edge-triggered flip-flop 3-state buffers Output capability: +12 mA and.
  • 12 mA TTL input and output switching levels Input and output interface capability to systems at 5 V supply Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs Live insertion and extraction permitted Outputs include series resistance of 30 Ω making external resistors unnecessary Power-up reset Power-up 3-state No bus current loading when output is.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVT162374 16-bit edge-triggered D-type flip-flop nexperia
74LVT162373 16-bit transparent D-type latch nexperia
74LVT162240 Low Voltage 16-Bit Inverting Buffer/Line Driver Fairchild Semiconductor
74LVT162240A 16-bit inverting buffer/driver nexperia
74LVT162244 Low Voltage 16-Bit Buffer/Line Driver Fairchild Semiconductor

Other Datasheets by NXP Semiconductors

Part Number Description
74LVT162373 3.3V LVT 16-bit transparent D-type latch
74LVT162240A 3.3V LVT 16-bit inverting buffer/driver
74LVT162244B 3.3V 16-bit buffer/driver
74LVT16240A 3.3V LVT 16-bit inverting buffer/driver
74LVT16244B 3.3V LVT 16-bit buffer/driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVT162374 3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state Rev. 03 — 17 January 2005 Product data sheet 1. General description The 74LVT162374 is a high performance BiCMOS product designed for VCC operation at 3.3 V. The 74LVT162374 is designed with 30 Ω series resistance in both the HIGH and LOW states of the output. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus receivers/transmitters. This device is a 16-bit edge-triggered D-type flip-flop featuring non-inverting 3-state outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CP), the Q outputs of the flip-flop take on the logic levels set up at the D inputs. 2.