Datasheet4U Logo Datasheet4U.com

74LVT32 - 3.3V Quad 2-input OR gate

Description

12 PIN NUMBER 1, 2, 4, 5, 9, 10, 12, 13 3, 6, 8, 11 7 14 SYMBOL An, Bn Yn GND VCC NAME AND FUNCTION Data inputs Data outputs Ground (0V) Positive supply voltage Dna L L 1 2 4 5 9 10 12 13 11 13 SF00041 FUNCTION TABLE INPUTS Dnb L H L OUTPUT Qn L H H H LOGIC DIAGRAM A0 B0 A1 B1 A2 B2 VCC = Pin

📥 Download Datasheet

Datasheet preview – 74LVT32

Datasheet Details

Part number 74LVT32
Manufacturer NXP
File Size 97.67 KB
Description 3.3V Quad 2-input OR gate
Datasheet download datasheet 74LVT32 Datasheet
Additional preview pages of the 74LVT32 datasheet.

📁 Similar Datasheet

  • 74LVT322245 - Low Voltage 32-Bit Transceiver (Fairchild Semiconductor)
  • 74LVT322373 - Low Voltage 32-Bit Transparent Latch (Fairchild Semiconductor)
  • 74LVT32244 - Low Voltage 32-Bit Buffer/Line Driver (Fairchild Semiconductor)
  • 74LVT32245 - Low Voltage 32-Bit Transceiver (Fairchild Semiconductor)
  • 74LVT32373 - Low Voltage 32-Bit Transparent Latch (Fairchild Semiconductor)
  • 74LVT32374 - Low Voltage 32-Bit D-Type Flip-Flop (Fairchild Semiconductor)
  • 74LVT373 - Low Voltage Octal Transparent Latch (Fairchild Semiconductor)
  • 74LVT374 - Low Voltage Octal D-Type Flip-Flop (Fairchild Semiconductor)
  • 74LVT02 - 3.3V Quad 2-input NOR gate (nexperia)
  • 74LVT04 - Hex inverter (nexperia)
Other Datasheets by NXP
  • 74LVT373 - 3.3 Volt ABT octal transparent latch
  • 74LVT374 - 3.3V Octal D-type flip-flop positive-edge trigger
  • 74LVT00 - 3.3V Quad 2-input NAND gate
  • 74LVT02 - 3.3V Quad 2-input NOR gate
  • 74LVT04 - 3.3V Hex inverter
  • 74LVT08 - 3.3V Quad 2-input AND gate
  • 74LVT10 - 3.3V Triple 3-input NAND gate
  • 74LVT125 - 3.3V Quad buffer

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74LVT32 3.3V Quad 2-input OR gate Product specification IC24 Data Handbook 1996 Aug 28 Philips Semiconductors Philips Semiconductors Product specification 3.3V Quad 2-input OR gate 74LVT32 QUICK REFERENCE DATA SYMBOL PARAMETER Propagation delay An, Bn to Yn Input capacitance Total supply current CONDITIONS Tamb = 25°C; GND = 0V CL = 50pF; VCC = 3.3V VI = 0V or 3.0V Outputs Low; VCC = 3.6V TYPICAL UNIT LOGIC SYMBOL 1 2 4 5 9 10 12 13 tPLH tPHL CIN ICCL 2.6 3.
Published: |