Datasheet4U Logo Datasheet4U.com

74LVT373 - 3.3 Volt ABT octal transparent latch

Description

The 74LVT373 device is designed specifically for low

voltage (3.3V) VCC operation, but can provide a TTL interface to a 5V system environment.

The 74LVT373 high-performance BiCMOS device combines zero static and low dynamic power dissipation with high speed and high output drive.

Features

  • Designed for use in the 3.3V high.
  • performance market.
  • Latch.
  • up protection exceeds 500mA per JEDEC JC40.2 Std 17 independently by Enable (E) and Output Enable (OE) control gates. The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is High. The latch remains transparent to the data inputs while E is High, and stores the data that is present one setup time before the High-to-Low enable transition. The 3-State output buf.

📥 Download Datasheet

Datasheet preview – 74LVT373

Datasheet Details

Part number 74LVT373
Manufacturer NXP
File Size 75.94 KB
Description 3.3 Volt ABT octal transparent latch
Datasheet download datasheet 74LVT373 Datasheet
Additional preview pages of the 74LVT373 datasheet.

📁 Similar Datasheet

  • 74LVT373 - Low Voltage Octal Transparent Latch (Fairchild Semiconductor)
  • 74LVT374 - Low Voltage Octal D-Type Flip-Flop (Fairchild Semiconductor)
  • 74LVT322245 - Low Voltage 32-Bit Transceiver (Fairchild Semiconductor)
  • 74LVT322373 - Low Voltage 32-Bit Transparent Latch (Fairchild Semiconductor)
  • 74LVT32244 - Low Voltage 32-Bit Buffer/Line Driver (Fairchild Semiconductor)
  • 74LVT32245 - Low Voltage 32-Bit Transceiver (Fairchild Semiconductor)
  • 74LVT32373 - Low Voltage 32-Bit Transparent Latch (Fairchild Semiconductor)
  • 74LVT32374 - Low Voltage 32-Bit D-Type Flip-Flop (Fairchild Semiconductor)
  • 74LVT02 - 3.3V Quad 2-input NOR gate (nexperia)
  • 74LVT04 - Hex inverter (nexperia)
Other Datasheets by NXP
  • 74LVT374 - 3.3V Octal D-type flip-flop positive-edge trigger
  • 74LVT32 - 3.3V Quad 2-input OR gate
  • 74LVT00 - 3.3V Quad 2-input NAND gate
  • 74LVT02 - 3.3V Quad 2-input NOR gate
  • 74LVT04 - 3.3V Hex inverter
  • 74LVT08 - 3.3V Quad 2-input AND gate
  • 74LVT10 - 3.3V Triple 3-input NAND gate
  • 74LVT125 - 3.3V Quad buffer

Full PDF Text Transcription

Click to expand full text
Philips Semiconductors Low Voltage Products Objective specification 3.3 Volt ABT octal transparent latch (3–State) 74LVT373 FEATURES • Designed for use in the 3.3V high–performance market • Latch–up protection exceeds 500mA per JEDEC JC40.2 Std 17 independently by Enable (E) and Output Enable (OE) control gates. The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is High. The latch remains transparent to the data inputs while E is High, and stores the data that is present one setup time before the High-to-Low enable transition. The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.
Published: |