Datasheet4U Logo Datasheet4U.com

GTL2010 - 10-bit GTL Processor Voltage Clamp

General Description

The GTL2010 is a high speed 10-bit voltage clamp.

The low ON-state resistance of the clamp allows connections to be made with minimal propagation delay.

The device is organized as one 10-bit voltage clamp.

state and a low resistance connection exist

Key Features

  • Direct interface with TTL level.
  • 6.5Ω ON-state connection between port Sn and Dn.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
GTL2014 4-bit LVTTL to GTL transceiver NXP Semiconductors
GTL2003 8-bit bidirectional low voltage translator NXP Semiconductors
GTL431 ADJUSTABLE SHUNT REGULATOR GTM
GTL432 ADJUSTABLE SHUNT REGULATOR GTM
GTLP10B320 10-Bit LVTTL/GTLP Transceiver Fairchild Semiconductor

Other Datasheets by NXP Semiconductors

Part Number Description
GTL2000 22-bit bi-directional low voltage translator
GTL2002 2-bit bi-directional low voltage translator
GTL2004 Quad GTL/GTL to LVTTL/TTL bidirectional latched translator
GTL2005 Quad GTL/GTL+ to LVTTL/TTL bidirectional non-latched translator
GTL2006 13-bit GTL-/GTL/GTL+ to LVTTL translator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS GTL2010 10-bit GTL Processor Voltage Clamp Product specification 1999 Apr 05 Philips Semiconductors Philips Semiconductors Product specification 10-bit GTL Processor Voltage Clamp GTL2010 FEATURES • Direct interface with TTL level • 6.5Ω ON-state connection between port Sn and Dn DESCRIPTION The GTL2010 is a high speed 10-bit voltage clamp. The low ON-state resistance of the clamp allows connections to be made with minimal propagation delay. The device is organized as one 10-bit voltage clamp. When S or D is low, the clamp is in the ON–state and a low resistance connection exists between the S and D ports. When S port and D port are high, the clamp is in the OFF-state and a very high impedance exists between the S and D ports.