Download HEF40192B Datasheet PDF
HEF40192B page 2
Page 2
HEF40192B page 3
Page 3

HEF40192B Description

The HEF40192B is a 4-bit synchronous up/down decade counter. The counter has a count-up clock input (CPU), a count-down clock input (CPD), an asynchronous parallel load input (PL), four parallel data inputs (P0 to P3), an asynchronous master reset input (MR), four counter outputs (O0 to O3), an active LOW terminal count-up (carry) output (TCU) and an active LOW terminal count-down (borrow) output (TCD). The counter...