Datasheet4U Logo Datasheet4U.com

HEF40373B - Octal transparent latch with 3-state outputs

General Description

The HEF40373B is an 8-bit transparent latch with 3-state buffered outputs.

The output stages have high current output capability suitable for driving highly capacitive loads.

The latch outputs follow the data inputs when the latch enable (E) is HIGH.

Key Features

  • hysteresis on the E input to improve noise rejection. Schmitt-trigger action in the E input makes the circuit highly tolerant to slower input rise and fall times. The HEF40373B is pin and functionally compatible with the TTL ‘373’ device. Supply voltage range: 3 to 15 V. Fig.1 Functional diagram. Fig.2 Pinning diagram.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HEF40373B Octal transparent latch nexperia
HEF4030B Quad 2-input EXCLUSIVE-OR gate nexperia
HEF4030B-Q100 Quad 2-input EXCLUSIVE-OR gate nexperia
HEF4001B Quadruple 2-input NOR gate Philips
HEF4001B Quad 2-input NOR gate nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
HEF40374B Octal D-type flip-flop with 3-state outputs
HEF4030B Quadruple exclusive-OR gate
HEF4031B 64-stage static shift register
HEF4035B 4-bit universal shift register
HEF4000B Dual 3-input NOR gate and inverter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC • The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF40373B MSI Octal transparent latch with 3-state outputs Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification Octal transparent latch with 3-state outputs DESCRIPTION The HEF40373B is an 8-bit transparent latch with 3-state buffered outputs. The output stages have high current output capability suitable for driving highly capacitive loads. The latch outputs follow the data inputs when the latch enable (E) is HIGH. When E is LOW, the data that meets the set-up times is latched.