Datasheet4U Logo Datasheet4U.com

LPC11A04UK - 32-bit ARM Cortex-M0 microcontroller

Download the LPC11A04UK datasheet PDF. This datasheet also covers the LPC11AXX variant, as both devices belong to the same 32-bit arm cortex-m0 microcontroller family and are provided as variant models within a single manufacturer datasheet.

General Description

The LPC11Axx are an ARM Cortex-M0 based, low-cost 32-bit MCU family, designed for 8/16-bit microcontroller applications, offering performance, low power, simple instruction set and memory addressing together with reduced code size compared to existing 8/16-bit architectures.

Key Features

  • www. DataSheet. net/.
  • System:.
  • ARM Cortex-M0 processor, running at frequencies of up to 50 MHz.
  • ARM Cortex-M0 built-in Nested Vectored Interrupt Controller (NVIC).
  • Serial Wire Debug (SWD).
  • JTAG boundary scan.
  • System tick timer.
  • Memory:.
  • Up to 32 kB on-chip flash program memory.
  • Up to 4 kB on-chip EEPROM data memory; byte erasable and byte programmable.
  • Up to 8 kB SRAM data memory.
  • 16 kB boot ROM.
  • In-System Programming (ISP) for.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (LPC11AXX_NXP.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LPC11Axx 32-bit ARM Cortex-M0 microcontroller; up to 32 kB flash, 8 kB SRAM, 4 kB EEPROM; configurable analog/mixed-signal Rev. 4 — 30 October 2012 Product data sheet 1. General description The LPC11Axx are an ARM Cortex-M0 based, low-cost 32-bit MCU family, designed for 8/16-bit microcontroller applications, offering performance, low power, simple instruction set and memory addressing together with reduced code size compared to existing 8/16-bit architectures. The LPC11Axx operate at CPU frequencies of up to 50 MHz. Analog/mixed-signal subsystems can be configured by software from interconnected digital and analog peripherals.