Datasheet4U Logo Datasheet4U.com
NXP Semiconductors logo

LPC11E36

LPC11E36 is 32-bit ARM Cortex-M0 microcontroller manufactured by NXP Semiconductors.
LPC11E36 datasheet preview

LPC11E36 Datasheet

Part number LPC11E36
Download LPC11E36 Datasheet (PDF)
File Size 1.59 MB
Manufacturer NXP Semiconductors
Description 32-bit ARM Cortex-M0 microcontroller
LPC11E36 page 2 LPC11E36 page 3

Related NXP Semiconductors Datasheets

Part Number Description
LPC11E35 32-bit ARM Cortex-M0 microcontroller
LPC11E37 32-bit ARM Cortex-M0 microcontroller
LPC11E11 32-bit ARM Cortex-M0 microcontroller
LPC11E12 32-bit ARM Cortex-M0 microcontroller
LPC11E13 32-bit ARM Cortex-M0 microcontroller

LPC11E36 Distributor

LPC11E36 Description

The LPC11E3x are an ARM Cortex-M0 based, low-cost 32-bit MCU, designed for 8/16-bit microcontroller applications, offering performance, low power, simple instruction set and memory addressing together with reduced code size pared to existing 8/16-bit architectures. The LPC11E3x operate at CPU frequencies of up to 50 MHz. The peripheral plement of the LPC11E3x includes up to 128 kB of flash memory, up to 12 kB of...

LPC11E36 Key Features

  • System
  • ARM Cortex-M0 processor, running at frequencies of up to 50 MHz
  • ARM Cortex-M0 built-in Nested Vectored Interrupt Controller (NVIC)
  • Non Maskable Interrupt (NMI) input selectable from several input sources
  • System tick timer
  • Memory
  • Up to 128 kB on-chip flash program memory with sector (4 kB) and page erase (256 byte) access
  • 4 kB on-chip EEPROM data memory; byte erasable and byte programmable; on-chip API support
  • 12 kB SRAM data memory
  • 16 kB boot ROM

LPC11E36 Applications

  • System:  ARM Cortex-M0 processor, running at frequencies of up to 50 MHz.  ARM Cortex-M0 built-in Nested Vectored Interrupt Controller (NVIC).  Non Maskable
  • Memory:  Up to 128 kB on-chip flash program memory with sector (4 kB) and page erase (256 byte) access.  4 kB on-chip EEPROM data memory; byte erasable and by
  • Debug options:  Standard JTAG (Joint Test Action Group) test interface for BSDL (Boundary Scan Description Language).  Serial Wire Debug
  • Digital peripherals:  Up to 54 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors, repeater mode, and open-drain mode.  Up to 8 GPI
  • Analog peripherals:  10-bit ADC with

More datasheets by NXP Semiconductors

See all NXP Semiconductors parts

Datasheet4U Logo
Since 2006. D4U Semicon. About Datasheet4U Contact Us Privacy Policy Purchase of parts