Datasheet4U Logo Datasheet4U.com

LPC18S57 - 32-bit ARM Cortex-M3 MCU

Description

The LPC18S5x/S3x are ARM Cortex-M3 based microcontrollers for embedded applications.

Features

  • Processor core.
  • ARM Cortex-M3 processor (version r2p1), running at CPU frequencies of up to 180 MHz.
  • ARM Cortex-M3 built-in Memory Protection Unit (MPU) supporting eight regions.
  • ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).
  • Non-maskable Interrupt (NMI) input.
  • JTAG and Serial Wire Debug, serial trace, eight breakpoints, and four watch points.
  • Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB) support.
  • System tick timer.

📥 Download Datasheet

📁 Similar Datasheet

  • LPC10065 - choke coil inductor (KOA Speer Electronics)
  • LPC1100 - Cortex-M0 based microcontrollers (NXP Semiconductors)
  • LPC1102 - 32-bit ARM Cortex-M0 microcontroller (NXP Semiconductors)
  • LPC12065 - choke coil inductor (KOA Speer Electronics)
  • LPC1224 - 32-bit ARM Cortex-M0 microcontroller (NXP Semiconductors)
  • LPC1225 - 32-bit ARM Cortex-M0 microcontroller (NXP Semiconductors)
  • LPC1226 - 32-bit ARM Cortex-M0 microcontroller (NXP Semiconductors)
  • LPC1227 - 32-bit ARM Cortex-M0 microcontroller (NXP Semiconductors)
  • LPC1311 - 32-bit ARM Cortex-M3 microcontroller (NXP Semiconductors)
  • LPC1313 - 32-bit ARM Cortex-M3 microcontroller (NXP Semiconductors)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
LPC18S5x/S3x 32-bit ARM Cortex-M3 MCU; up to 1 MB flash and 136 kB SRAM; Ethernet, two High-speed USB, LCD, EMC, AES engine Rev. 1 — 24 February 2015 Product data sheet 1. General description The LPC18S5x/S3x are ARM Cortex-M3 based microcontrollers for embedded applications. The ARM Cortex-M3 is a next generation core that offers system enhancements such as low power consumption, enhanced debug features, and a high level of support block integration. The LPC18S5x/S3x operate at CPU frequencies of up to 180 MHz. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching.
Published: |