Datasheet4U Logo Datasheet4U.com

MIMX9352CVVXMAB - i.MX 93 Application Processors

Key Features

  • (Sheet 1 of 3) Features Two Cortex®-A55 processors operating up to 1.7 GHz.
  • 32 KB L1 Instruction Cache.
  • 32 KB L1 Data Cache.
  • 64 KB per-core L2 cache.
  • Media Processing Engine (MPE) with Arm® NeonTM technology supporting the Advanced Single Instruction Multiple Data architecture.
  • Floating Point Unit (FPU) with support of the Arm® VFPv4-D16 architecture Support of 64-bit Arm® v8.2-A architecture 256 KB cluster L3 cache Parity/ECC protection on L1 cache,.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NXP Semiconductors Data Sheet: Technical Data Document Number: IMX93IEC Rev. 3, 12/2023 i.MX 93 Application Processors Data Sheet for Industrial Products MIMX9352CVVXMAB MIMX9332CVVXMAB MIMX9302CVVXDAB MIMX9322CVXXMAB MIMX9312CVXXMAB MIMX9352CVTXMAB MIMX9332CVTXMAB MIMX9351CVVXMAB MIMX9331CVVXMAB MIMX9301CVVXDAB MIMX9321CVXXMAB MIMX9311CVXXMAB MIMX9351CVTXMAB MIMX9331CVTXMAB Package Information Plastic Package FCBGA 11 x 11 mm, 0.5 mm pitch FCBGA 9 x 9 mm, 0.5 mm pitch FCBGA 14 x 14 mm, 0.65 mm pitch Ordering Information 1 i.MX 93 introduction See Table 2 on page 5 The i.MX 93 family represents NXP’s latest 1. i.MX 93 introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . .