PCF85053A Datasheet | NXP Semiconductors

Bootable CPU RTC with two I2C buses, 128 byte SRAM and alarm function Rev. 1.1 - 10 September 2024 Product data sheet 1 General description The PCF85053A is a CMOS Real-Time Clock (RTC) and calendar optimized for low power consumption and automatic switching to battery on primary power loss. Featuring clock output, ALRT (interrupt) output and 128 bytes of battery backup SRAM. The PCF85053A includes two I2C buses. The primary I2C bus has the read/ write capability on RTC and SRAM registers. The second I2C bus also can read/write most registers with the control bits set by primary I2C controller. The PCF85053A offers clock output calibration-related registers such as crystal CL...