Datasheet4U Logo Datasheet4U.com

PCF85134 - Universal LCD segment driver

General Description

The PCF85134 is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD)1 with low multiplex rates.

It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 60 segments.

It can be easily cascaded for larger LCD applications.

Key Features

  • Single-chip LCD controller and driver.
  • Selectable backplane drive configurations: static, 2, 3, or 4 backplane multiplexing.
  • 60 segment outputs allowing to drive:.
  • 30 7-segment alphanumeric characters.
  • 15 14-segment alphanumeric characters.
  • Any graphics of up to 240 elements.
  • Cascading supported for larger.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PCF85132 LCD driver NXP Semiconductors
PCF85133 Universal LCD driver NXP Semiconductors
PCF8534 Universal LCD driver NXP Semiconductors
PCF8534A Universal LCD driver NXP Semiconductors
PCF8562 Universal LCD driver NXP Semiconductors

Other Datasheets by NXP Semiconductors

Part Number Description
PCF85102C-2 256 x 8-bit CMOS EEPROMs
PCF85103C-2 256 x 8-bit CMOS EEPROMs
PCF85116-3 2048 x 8-bit CMOS EEPROM
PCF85162 Universal LCD driver
PCF85163 Real-time clock and calendar

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PCF85134 Universal 60 x 4 LCD segment driver for multiplex rates up to 1:4 Rev. 4 — 11 May 2017 Product data sheet 1. General description The PCF85134 is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD)1 with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 60 segments. It can be easily cascaded for larger LCD applications. The PCF85134 is compatible with most microcontrollers and communicates via the two-line bidirectional I2C-bus. Communication overheads are minimized by a display RAM with auto-incremented addressing, by hardware subaddressing, and by display memory switching (static and duplex drive modes).