Datasheet4U Logo Datasheet4U.com

PCU9661 - Parallel bus to 1 channel UFm I2C-bus controller

Datasheet Summary

Description

The PCU9661 is an advanced single master mode I2C-bus controller.

It is a fourth generation bus controller designed for data intensive I2C-bus data transfers.

It has a transmit only transfer rate of up to 5 Mbits/s using the new Ultra Fast-mode (UFm) bus with push-pull topology.

Features

  • Parallel-bus to I2C-bus protocol converter and interface.
  • 5 Mbit/s unidirectional data transfer Ultra Fast-mode (UFm) channel (push-pull driver).
  • Internal oscillator trimmed to 1 % accuracy reduces external components.
  • 4352-byte UFm channel buffer.
  • Three levels of reset: software channel reset, global software reset on parallel bus, global hardware RESET pin.
  • Communicates with up to 64 slaves in one serial sequence.
  • Sequence looping with interval timer.
  • J.

📥 Download Datasheet

Datasheet preview – PCU9661

Datasheet Details

Part number PCU9661
Manufacturer NXP
File Size 313.47 KB
Description Parallel bus to 1 channel UFm I2C-bus controller
Datasheet download datasheet PCU9661 Datasheet
Additional preview pages of the PCU9661 datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
PCU9661 Parallel bus to 1 channel UFm I2C-bus controller Rev. 1 — 12 September 2011 Product data sheet 1. General description The PCU9661 is an advanced single master mode I2C-bus controller. It is a fourth generation bus controller designed for data intensive I2C-bus data transfers. It has a transmit only transfer rate of up to 5 Mbits/s using the new Ultra Fast-mode (UFm) bus with push-pull topology. The serial channel has a generous 4352 byte data buffer which makes the PCU9661 the ideal companion to any CPU that needs to transmit and receive large amounts of serial data with minimal interruptions. The PCU9661 is an 8-bit parallel-bus to I2C-bus protocol converter. It can be configured to communicate with up to 64 slaves in one serial sequence with no intervention from the CPU.
Published: |