Datasheet4U Logo Datasheet4U.com

SSTUB32868 - 1.8 V 28-bit 1 : 2 configurable registered buffer with parity

Datasheet Summary

Description

The SSTUB32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank by four (2R × 4) and similar high-density Double Data Rate 2 (DDR2) memory modules.

Features

  • 28-bit data register supporting DDR2.
  • Supports 2 rank by 4 DIMM density by integrating equivalent functionality of two JEDEC-standard DDR2 registers (that is, 2 × SSTUA32864 or 2 × SSTUA32866).
  • Parity checking function across 22 input data bits.
  • Parity out signal.
  • Controlled multi-impedance output impedance drivers enable optimal signal integrity and speed.
  • Meets or exceeds SSTUB32868 JEDEC standard speed performance.
  • Supports up to.

📥 Download Datasheet

Datasheet preview – SSTUB32868

Datasheet Details

Part number SSTUB32868
Manufacturer NXP
File Size 301.87 KB
Description 1.8 V 28-bit 1 : 2 configurable registered buffer with parity
Datasheet download datasheet SSTUB32868 Datasheet
Additional preview pages of the SSTUB32868 datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com SSTUB32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 04 — 22 April 2010 Product data sheet 1. General description The SSTUB32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank by four (2R × 4) and similar high-density Double Data Rate 2 (DDR2) memory modules. It is similar in function to the JEDEC-standard 14-bit DDR2 register, but integrates the functionality of the normally required two registers in a single package, thereby freeing up board real-estate and facilitating routing to accommodate high-density Dual In-line Memory Module (DIMM) designs.
Published: |