SSTVF16859 Overview
All inputs are patible with the JEDEC standard for SSTL_2 with Vref normally at 0.5 × VDD, except the LVCMOS reset (RESET) input. All outputs are SSTL_2, Class II patible, which can be used for standard stub-series applications or capacitive loads. Master reset (RESET) asynchronously resets all registers to zero.