TDA8768 Datasheet PDF (12-bit high-speed Analog-to-Digital Converter ADC)

TDA8768 - 12-bit high-speed Analog-to-Digital Converter ADC

Description

APPLICATIONS TDA8768 High-speed analog-to-digital conversion for Video signal digitizing High Definition TV (HDTV) Imaging (camera scanner) Medical imaging Telecommunication

Base-station receiver.

Features

12-bit resolution.
Sampling rate up to 55 MHz.
3 dB bandwidth of 190 MHz.
5 V power supplies.
Binary or twos-complement CMOS outputs.
In-range CMOS-compatible output.
TLL-CMOS compatible static digital inputs.
3 to 5 V CMOS-compatible digital outputs.
Differential clock input; Positive Emitter Coupled Logic (PECL)-compatible.
Power dissipation 325 mW (typical).
Low analog input capacitanc.

Datasheet Details

Part number	TDA8768
Manufacturer	NXP
File Size	126.84 KB
Description	12-bit high-speed Analog-to-Digital Converter ADC
Datasheet	TDA8768 Datasheet
Additional preview pages of the TDA8768 datasheet.

📁 Similar Datasheet

TDA8715 - 8-Bit High-Speed Analog-to-Digital Converter (Philips)

TDA8777 - Triple 10-bit video DAC up to 330 MHz sample frequency (NXP Semiconductors)

TDA8025 - IC card interface (NXP Semiconductors)

TDA8035HN - Smart card interface (NXP Semiconductors)

TDA8060ATS - Satellite ZERO-IF QPSK down-converter (Philips)

TDA8102B - H/V Processor for TTL VDU (ST Microelectronics)

TDA8114 - VCR Processor Interface Circuit (ST Microelectronics)

TDA8115 - Dual Motor Driver (ST Microelectronics)

TDA8116 - Video Head Servo Controller (ST Microelectronics)

TDA8118 - Control Head Playback & Record Amplifier and Signals Interface (ST Microelectronics)

Full PDF Text Transcription

Click to expand full text

INTEGRATED CIRCUITS DATA SHEET TDA8768 12-bit high-speed Analog-to-Digital Converter (ADC) Preliminary speciﬁcation Supersedes data of 1998 Feb 25 File under Integrated Circuits, IC02 1998 Aug 26 Philips Semiconductors Preliminary speciﬁcation 12-bit high-speed Analog-to-Digital Converter (ADC) FEATURES • 12-bit resolution • Sampling rate up to 55 MHz • −3 dB bandwidth of 190 MHz • 5 V power supplies • Binary or twos-complement CMOS outputs • In-range CMOS-compatible output • TLL-CMOS compatible static digital inputs • 3 to 5 V CMOS-compatible digital outputs • Differential clock input; Positive Emitter Coupled Logic (PECL)-compatible • Power dissipation 325 mW (typical) • Low analog input capacitance (typical 2 pF), no buffer amplifier required • Integrated sample-and-hold amplifier

Published: Apr 16, 2005 |