Datasheet4U Logo Datasheet4U.com

TDA9850 - I2C-bus controlled BTSC stereo/SAP decoder

Description

The TDA9850 is a bipolar-integrated BTSC stereo/SAP decoder (I2C-bus controlled) for application in TV sets, VCRs and multimedia.

MAX.

+4.0 UNIT V mA mV mV dB dB % dB dBA Vcomp(rms) input signal voltage (RMS value) outp

Features

  • Quasi alignment-free.

📥 Download Datasheet

Datasheet preview – TDA9850

Datasheet Details

Part number TDA9850
Manufacturer NXP
File Size 203.97 KB
Description I2C-bus controlled BTSC stereo/SAP decoder
Datasheet download datasheet TDA9850 Datasheet
Additional preview pages of the TDA9850 datasheet.

📁 Similar Datasheet

  • TDA9884TS - I2C-bus controlled multistandard alignment-free IF-PLL (NXP Semiconductors)
  • TDA9885 - I2C-bus controlled single and multistandard alignment-free IF-PLL demodulators (Philips)
  • TDA9886 - I2C-bus controlled single and multistandard alignment-free IF-PLL demodulators (Philips)
  • TDA9045 - VIDEO PROCESSOR AND INPUT SELECTOR (ETC)
  • TDA9102C - H/V PROCESSOR FOR TTL V.D.U (ST Microelectronics)
  • TDA9102F - H/V PROCESSOR FOR TTL V.D.U (ST Microelectronics)
  • TDA9102T - H/V PROCESSOR FOR TTL V.D.U (ST Microelectronics)
  • TDA9103 - DEFLECTION PROCESSOR FOR MULTISYNC MONITOR (ST Microelectronics)
  • TDA9105 - DEFLECTION PROCESSOR FOR MULTISYNC MONITORS (ST Microelectronics)
  • TDA9105A - DEFLECTION PROCESSOR FOR MULTISYNC MONITORS (ST Microelectronics)
Other Datasheets by NXP
  • TDA9851 - I2C-bus controlled economic BTSC stereo decoder
  • TDA9852 - I2C-bus controlled BTSC stereo/SAP decoder and audio processor
  • TDA9853H - I2C-bus controlled economic BTSC stereo decoder and audio processor
  • TDA9855 - I2C-bus controlled BTSC stereo/SAP decoder and audio processor
  • TDA9859 - Universal hi-fi audio processor
  • TDA9800 - VIF-PLL demodulator and FM-PLL detector
  • TDA9801 - Single standard VIF-PLL demodulator and FM-PLL detector
  • TDA9802 - Multistandard VIF-PLL demodulator and FM-PLL detector

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS DATA SHEET TDA9850 I2C-bus controlled BTSC stereo/SAP decoder Preliminary specification File under Integrated Circuits, IC02 1995 Jun 19 Philips Semiconductors Preliminary specification I2C-bus controlled BTSC stereo/SAP decoder FEATURES • Quasi alignment-free application due to automatic adjustment of channel separation via I2C-bus • Dbx noise reduction circuit • Dbx decoded stereo, Second Audio Program (SAP) or mono selectable at the AF outputs • Additional SAP output without dbx, including de-emphasis • High integration level with automatically tuned integrated filters • Input level adjustment I2C-bus controlled • Alignment-free SAP processing • Stereo pilot PLL circuit with ceramic resonator, automatic adjustment procedure for stereo channel separation, two pilot
Published: |