Datasheet4U Logo Datasheet4U.com

M2F4G64CB8HD5N - Unbuffered DDR3 SDRAM DIMM

This page provides the datasheet information for the M2F4G64CB8HD5N, a member of the M2F2G64CB88D7N Unbuffered DDR3 SDRAM DIMM family.

Description

M2F2G64CB88D7N and M2F4G64CB8HD5N are 240-Pin Double Data Rate 3 (DDR3) Synchronous DRAM Unbuffered Dual In-Line Memory Module (UDIMM), organized as one rank of 256Mx64 (2GB) and two ranks of 512Mx64 (4GB) high-speed memory array.

Features

  • Performance: Speed Sort DIMM CAS Latency fck.
  • Clock Freqency tck.
  • Clock Cycle fDQ.
  • DQ Burst Freqency PC3-8500 -BE 7 533 1.875 1066 PC3-10600 -CG 9 667 1.5 1333 MHz ns Mbps Unit.
  • 240-Pin Dual In-Line Memory Module (UDIMM).
  • 256Mx64 (2GB) / 512Mx64 (4GB) DDR3 Unbuffered DIMM based on 256Mx8 DDR3 SDRAM D-Die devices.
  • Intended for 533MHz/667MHz.

📥 Download Datasheet

Datasheet preview – M2F4G64CB8HD5N

Datasheet Details

Part number M2F4G64CB8HD5N
Manufacturer Nanya
File Size 372.29 KB
Description Unbuffered DDR3 SDRAM DIMM
Datasheet download datasheet M2F4G64CB8HD5N Datasheet
Additional preview pages of the M2F4G64CB8HD5N datasheet.

📁 Similar Datasheet

  • M2F - Surface Mount General Purpose Rectifier (Yangzhou Yangjie)
  • M2F60 - General Rectifying Diodes (SHINDENGEN)
  • M2FH3 - Schottky Barrier Diodes (Shindengen)
  • M2FL20U - Fast Recovery Diode (SHINDENGEN)
  • M2FM3 - Schottky Barrier Diodes (Shindengen)
Other Datasheets by Nanya

Full PDF Text Transcription

Click to expand full text
M2F2G64CB88D7N / M2F4G64CB8HD5N 2GB: 256M x 64 / 4GB: 512M x 64 PC3-8500 / PC3-10600 Unbuffered DDR3 SDRAM DIMM Based on DDR3-1066/1333 256Mx8 SDRAM D-Die Features •Performance: Speed Sort DIMM CAS Latency fck – Clock Freqency tck – Clock Cycle fDQ – DQ Burst Freqency PC3-8500 -BE 7 533 1.875 1066 PC3-10600 -CG 9 667 1.5 1333 MHz ns Mbps Unit • 240-Pin Dual In-Line Memory Module (UDIMM) • 256Mx64 (2GB) / 512Mx64 (4GB) DDR3 Unbuffered DIMM based on 256Mx8 DDR3 SDRAM D-Die devices. • Intended for 533MHz/667MHz applications • Inputs and outputs are SSTL-15 compatible • VDD = VDDQ = 1.5V ± 0.075V • SDRAMs have 8 internal banks for concurrent operation • Differential clock inputs • Data is read or written on both clock edges • DRAM DLL aligns DQ and DQS transitions with clock transitions.
Published: |