DS34RT5110 - HDMI Retimer

National Semiconductor Corporation

General Description

The DS34RT5110 is a 10.2 Gbps (3 x 3.4 Gbps) high performance re-clocking device that supports 3 Transition Minimized Differential Signaling (TMDS®) data channels and a single clock channel over DVI™ v1.0, and HDMI™ v1.3a data rates up to 3.4 Gbps for each data channel.

Key Features

Optimized for HDMI/DVI repeater.

📥 Download Datasheet

DS34RT5110 hdmi retimer by National Semiconductor Corporation - Datasheet Preview

Datasheet Details

Part number	DS34RT5110
Manufacturer	National Semiconductor Corporation
File Size	1.88 MB
Description	HDMI Retimer
Datasheet	DS34RT5110 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
DS34RT5110	DVI/HDMI Retimer	Texas Instruments
DS3400	5-Port Pilot Solenoid Valve Body Ported Type / Base Ported Type	TPC
DS3430	5-Port Pilot Solenoid Valve Body Ported Type / Base Ported Type	TPC
DS3486	Quad RS-422/ RS-423 Line Receiver	National Semiconductor
DS3486	Line Receiver	Texas Instruments

Other Datasheets by National Semiconductor Corporation

Part Number	Description
DS3647A	Quad Tri-state MOS Memory I/o Register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

DS34RT5110 DVI, HDMI Retimer with Input Equalization and Output De-Emphasis www.DataSheet4U.com PRELIMINARY DS34RT5110 May 11, 2009 DVI, HDMI Retimer with Input Equalization and Output DeEmphasis General Description The DS34RT5110 is a 10.2 Gbps (3 x 3.4 Gbps) high performance re-clocking device that supports 3 Transition Minimized Differential Signaling (TMDS®) data channels and a single clock channel over DVI™ v1.0, and HDMI™ v1.3a data rates up to 3.4 Gbps for each data channel. The device incorporates a configurable receive equalizer, a clock and data recovery (CDR) circuit and a de-emphasis driver on each data channel. The clock channel feeds a high-performance phaselocked loop (PLL) that regenerates a low jitter output clock for data recovery.