Datasheet4U Logo Datasheet4U.com

LMK04031B Datasheet Precision Clock Conditioners Low-noise Clock Jitter Cleaner

Manufacturer: National Semiconductor Corporation

Overview: LMK04000 Family Low-Noise Clock Jitter Cleaner with Cascaded PLLs .. July 24, 2009 LMK04000 Family Low-Noise Clock Jitter Cleaner with Cascaded PLLs 1.

General Description

The LMK04000 family of precision clock conditioners provides low-noise jitter cleaning, clock multiplication and distribution without the need for high-performance voltage controlled crystal oscillators (VCXO) module.

Using a cascaded PLLatinum™ architecture bined with an external crystal and varactor diode, the LMK04000 family provides sub-200 femtosecond (fs) root mean square (RMS) jitter performance.

The cascaded architecture consists of two high-performance phase-locked loops (PLL), a low-noise crystal oscillator circuit, and a high-performance voltage controlled oscillator (VCO).

Key Features

  • dual redundant inputs, five differential outputs, and an optional default-clock upon power up. The input block is equipped with loss of signal detection and automatic or manual selection of the reference clock. Each clock output consists of a programmable divider, a phase synchronization circuit, a programmable delay, and an LVDS, LVPECL, or LVCMOS output buffer. The default startup clock is available on CLKout2 and it can be used to provide an initial clock for the field-programmable gate array.

LMK04031B Distributor