54125 Datasheet PDF - National Semiconductor Quad TRI-STATE Buffers Specs

54125 - Quad TRI-STATE Buffers

Datasheet Summary

Description

This device contains four independent gates each of which performs a non-inverting buffer function The outputs have the TRI-STATE feature When enabled the outputs exhibit the low impedance characteristics of a standard TTL output with additional drive capability at the high Logic level to permit the

Features

Y Alternate Military Aerospace device (54125) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package TL F 6540.
1 Order Number 54125DMQB 54125FMQB DM54125J DM54125W or DM74125N See NS Package Number J14A N14A or W14B Function Table YeA Inputs A L H X C L L H Output Y L H Hi-Z H e High Logic Level L e Low Logic Level X e Either Low or High Logic Level Hi-Z e TRI-STATE (Outputs are disabled) TRI-STATE is a r.

Datasheet Details

Part number	54125
Manufacturer	National Semiconductor
File Size	98.67 KB
Description	Quad TRI-STATE Buffers
Datasheet	54125 Datasheet
Additional preview pages of the 54125 datasheet.

📁 Similar Datasheet

54125 - QUADRUPLE BUS BUFFERS (Texas Instruments)

5412 - Triple 3-Input NAND Gate (Fairchild Semiconductor)

54122 - Retriggerable Monostable Multivibrators (Texas Instruments)

54123 - Retriggerable Monostable Multivibrators (Texas Instruments)

54126 - QUADRUPLE BUS BUFFERS (Texas Instruments)

5412DM - Triple 3-Input NAND Gate (Fairchild Semiconductor)

5412FM - Triple 3-Input NAND Gate (Fairchild Semiconductor)

541 - HIGH POWER OP-AMP (ETC)

5410 - VCXO (NPC)

54109 - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)

Full PDF Text Transcription

Click to expand full text

54125 DM54125 DM74125 Quad TRI-STATE Buffers June 1989 54125 DM54125 DM74125 Quad TRI-STATE Buffers General Description This device contains four independent gates each of which performs a non-inverting buffer function The outputs have the TRI-STATE feature When enabled the outputs exhibit the low impedance characteristics of a standard TTL output with additional drive capability at the high Logic level to permit the driving of bus lines without external pull-up resistors When disabled both the output transistors are turned off presenting a high-impedance state to the bus line Thus the output will act neither as a significant load nor as a driver To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels the disable time is shorter than the en

Published: Apr 1, 2005 |