Datasheet4U Logo Datasheet4U.com

54ABT377 - Octal D-Type Flip-Flop

General Description

The ’ABT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs.

The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.

The register is fully edge-triggered.

Key Features

  • n Clock enable for address and data synchronization.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
54AC11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES Texas Instruments
54AC11010 TRIPLE 3-INPUT POSITIVE-NAND GATES Texas Instruments
54AC11011 TRIPLE 3-INPUT POSITIVE-AND GATES Texas Instruments
54AC11021 Dual 4-Input Positive-AND Gates Texas Instruments
54AC11027 TRIPLE 3-INPUT POSITIVE-NOR GATES Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
54ABT374 Octal D-Type Flip-Flop
54ABT16244 16-Bit Buffer/Line Driver
54ABT16245 16-Bit Transceiver
54ABT16373 16-Bit Transparent Latch
54ABT16374 16-Bit D Flip-Flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54ABT377 Octal D-Type Flip-Flop with Clock Enable July 1998 54ABT377 Octal D-Type Flip-Flop with Clock Enable General Description The ’ABT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.