GENERAL DESCRIPTION
The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation. FEATURES
n Clock enable for address and data synchronization applications n Eight edge-triggered D flip-flops n Buffered common clock n See ’ABT273 for master reset version n See ’ABT373 for transparent latch version n See ’ABT374 for TRI-STATE® version n Output sink capability of 48 mA, source capability of 24 mA n Guaranteed latchup protection n High
National Semiconductor
