Datasheet4U Logo Datasheet4U.com

54AC175 - Quad D Flip-Flop

Description

The ’AC/’ACT175 is a high-speed quad D flip-flop.

The device is useful for general flip-flop requirements where clock and clear inputs are common.

The information on the D inputs is stored during the LOW-to-HIGH clock transition.

Features

  • n Edge-triggered D-type inputs Logic Symbols Connection Diagrams Pin Assignment for DIP and Flatpak DS100278-1 IEEE/IEC DS100278-3 Pin Assignment for LCC DS100278-2 Pin Names D0.
  • D3 CP MR Q0.
  • Q3 Q0.
  • Q3.

📥 Download Datasheet

Datasheet preview – 54AC175

📁 Similar Datasheet

  • 54AC175 - Quad D Flip-Flop (Texas Instruments)
  • 54AC11002 - QUADRUPLE 2-INPUT POSITIVE-NOR GATES (Texas Instruments)
  • 54AC11010 - TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)
  • 54AC11011 - TRIPLE 3-INPUT POSITIVE-AND GATES (Texas Instruments)
  • 54AC11021 - Dual 4-Input Positive-AND Gates (Texas Instruments)
  • 54AC11027 - TRIPLE 3-INPUT POSITIVE-NOR GATES (Texas Instruments)
  • 54AC11030 - 8-Input Positive-NAND Gates (Texas Instruments)
  • 54AC11034 - HEX NONINVERTERS (Texas Instruments)
  • 54AC11109 - Dual J-K Positive-edge-Triggered Flip-Flops (Texas Instruments)
  • 54AC11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS (Texas Instruments)
Other Datasheets by National Semiconductor
  • 54AC174 - Hex D Flip-Flop
  • 54AC10 - Triple 3-Input NAND Gate
  • 54AC109 - Dual JK Positive Edge-Triggered Flip-Flop
  • 54AC11 - Triple 3-Input AND Gate
  • 54AC125 - Quad Buffer
  • 54AC138 - 1-of-8 Decoder/Demultiplexer
  • 54AC139 - Dual 1-of-4 Decoder/Demultiplexer
  • 54AC14 - Hex Inverter

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 54AC175 • 54ACT175 Quad D Flip-Flop August 1998 54AC175 • 54ACT175 Quad D Flip-Flop General Description The ’AC/’ACT175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.
Published: |