54LS03 - Quad 2-Input NAND Gates

Product Overview

National Semiconductor

Datasheet Details

Part number	54LS03
Manufacturer	National Semiconductor
File Size	127.11 KB
Description	Quad 2-Input NAND Gates
Datasheet	54LS03 Datasheet
Additional preview pages of the 54LS03 datasheet.

Product details

Description

This device contains four independent gates each of which performs the logic NAND function The open-collector outputs require external pull-up resistors for proper logical operation Pull-Up Resistor Equations RMAX e VCC (Min) b VOH N1 (IOH) a N2 (IIH)

Features

Y VCC (Max) b VOL RMIN e IOL b N3 (IIL) Where N1 (IOH) e total maximum output high current for all outputs tied to pull-up resistor N2 (IIH) e total maximum input high current for all inputs tied to pull-up resistor N3 (IIL) e total maximum input low current for all inputs tied to pull-up resistor Alternate Military Aerospace device (54LS03) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package TL F 6344.
1.

📁 Similar Datasheet

54LS00 - QUAD 2-INPUT NAND GATE (ETC)
54LS04 - HEX INVERTER (Motorola)
54LS06 - Hex Inverter Buffers/Drivers (Texas Instruments)
54LS109A - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
54LS122 - RETRIGGERABLE MONOSTABLE MULTIVIBRATORS (Texas Instruments)
54LS123 - RETRIGGERABLE MONOSTABLE MULTIVIBRATORS (Motorola)
54LS125A - QUADRUPLE BUS BUFFERS (Texas Instruments)
54LS126A - QUADRUPLE BUS BUFFERS (Texas Instruments)

Other Datasheets by National Semiconductor

54LS02 - Quad 2-Input NOR Gates
54LS05 - HEX INVERTERS
54LS08 - Quad 2-Input AND Gates
54LS09 - QUAD 2-INPUT AND GATES
54LS10 - Triple 3-Input NAND Gates
54LS109 - Dual Positive-Edge-Triggered J-K Flip-Flops

Published: Dec 25, 2005 |