Datasheet4U Logo Datasheet4U.com

54LS153 - Dual 4-Line to 1-Line Data Selectors/Multiplexers

General Description

Each of these data selectors multiplexers contains inverters and drivers to supply fully complementary on-chip binary decoding data selection to the AND-OR-invert gates Separate strobe inputs are provided for each of the two four-line sections

Key Features

  • Y Permits multiplexing from N lines to 1 line Y Performs at parallel-to-serial conversion Y Strobe (enable) line provided for cascading (N lines to n lines) Y High fan-out low impedance totem pole outputs Y Typical average propagation delay times From data 14 ns From strobe 19 ns From select 22 ns Y Typical power dissipation 31 mW Y Alternate Military Aerospace device (54LS153) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
54LS155 DUAL 1-OF-4 DECODER/DEMULTIPLEXER Motorola
54LS155A Dual 2-Line To 4-Line Decoders/Demultiplexers Texas Instruments
54LS156 DUAL 1-OF-4 DECODER/DEMULTIPLEXER Motorola
54LS156 Dual 2-Line To 4-Line Decoders/Demultiplexers Texas Instruments
54LS158 QUAD 2-INPUT MULTIPLEXER Motorola

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
54LS151 Data Selector/Multiplexer
54LS157 Quad 2-Line to 1-Line Data Selectors/Multiplexers
54LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers
54LS10 Triple 3-Input NAND Gates
54LS109 Dual Positive-Edge-Triggered J-K Flip-Flops

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Obsolete 54LS153 DM54LS153 DM74LS153 Dual 4-Line to 1-Line Data Selectors Multiplexers June 1989 54LS153 DM54LS153 DM74LS153 Dual 4-Line to 1-Line Data Selectors Multiplexers General Description Each of these data selectors multiplexers contains inverters and drivers to supply fully complementary on-chip binary decoding data selection to the AND-OR-invert gates Separate strobe inputs are provided for each of the two four-line sections Features Y Permits multiplexing from N lines to 1 line Y Performs at parallel-to-serial conversion Y Strobe (enable) line provided for cascading (N lines to n lines) Y High fan-out low impedance totem pole outputs Y Typical average propagation delay times From data 14 ns From strobe 19 ns From select 22 ns Y Typical power dissipation 31 mW Y Alternate Mi