Datasheet4U Logo Datasheet4U.com

54LS175 - Hex/Quad D Flip-Flops

This page provides the datasheet information for the 54LS175, a member of the 54LS174 Hex/Quad D Flip-Flops family.

Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic All have a direct clear input and the quad (175) versions feature complementary outputs from each flip-flop Information at the D inputs meeting the setup time requirements is transferred to the Q outpu

Features

  • Y LS174 contains six flip-flops with single-rail outputs Y LS175 contains four flip-flops with double-rail outputs Y Buffered clock and direct clear inputs Y Individual data input to each flip-flop Y.

📥 Download Datasheet

Datasheet preview – 54LS175

📁 Similar Datasheet

  • 54LS171 - QUADRUPLE D-TYPE FLIP-FLOPS (Texas Instruments)
  • 54LS109A - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
  • 54LS122 - RETRIGGERABLE MONOSTABLE MULTIVIBRATORS (Texas Instruments)
  • 54LS122 - RETRIGGERABLE MONOSTABLE MULTIVIBRATORS (Motorola)
  • 54LS123 - RETRIGGERABLE MONOSTABLE MULTIVIBRATORS (Motorola)
  • 54LS123 - RETRIGGERABLE MONOSTABLE MULTIVIBRATORS (Texas Instruments)
  • 54LS125A - QUADRUPLE BUS BUFFERS (Texas Instruments)
  • 54LS126A - QUADRUPLE BUS BUFFERS (Texas Instruments)
  • 54LS128 - LSTTL type four 2-input NOR line driver (TW)
  • 54LS138 - 1-OF-8 DECODER/DEMULTIPLEXER (Motorola)
Other Datasheets by National Semiconductor
  • 54LS173 - 4-Bit D-Type Register
  • 54LS174 - Hex/Quad D Flip-Flops
  • 54LS10 - Triple 3-Input NAND Gates
  • 54LS109 - Dual Positive-Edge-Triggered J-K Flip-Flops
  • 54LS11 - Triple 3-Input AND Gates
  • 54LS114 - Dual JK Flip-Flop
  • 54LS13 - DUAL 4-INPUT SCHMITT TRIGGER
  • 54LS133 - 13-INPUT NAND GATE

Full PDF Text Transcription

Click to expand full text
54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM74LS175 Hex Quad D Flip-Flops with Clear June 1989 54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM74LS175 Hex Quad D Flip-Flops with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic All have a direct clear input and the quad (175) versions feature complementary outputs from each flip-flop Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse When the clock input is at either the high or low level the D input signal has no effect at the output Fea
Published: |