Datasheet4U Logo Datasheet4U.com

54LS503 - 8-Bit Successive Approximation Register

Datasheet Summary

Description

The ’LS503 register is basically the same as the ’LS502 except that it has an active LOW Enable (E) input that is used in cascading two or more packages for longer word lengths A HIGH signal on E after a START operation forces Q7 HIGH and prevents the device from accepting serial data With the E inp

Features

  • Y Performs serial-to-parallel conversion Y Expansion control for longer words Y Storage and control for.

📥 Download Datasheet

Datasheet preview – 54LS503

Datasheet Details

Part number 54LS503
Manufacturer National Semiconductor
File Size 126.36 KB
Description 8-Bit Successive Approximation Register
Datasheet download datasheet 54LS503 Datasheet
Additional preview pages of the 54LS503 datasheet.

📁 Similar Datasheet

  • 54LS573 - (54LS573 / 54LS574) Low Power Schottky (ST Microelectronics)
  • 54LS574 - (54LS573 / 54LS574) Low Power Schottky (ST Microelectronics)
  • 54LS595 - 8-Bit Shift Registers (Texas Instruments)
  • 54LS596 - 8-Bit Shift Registers (Texas Instruments)
  • 54LS00 - QUAD 2-INPUT NAND GATE (ETC)
  • 54LS04 - HEX INVERTER (Motorola)
  • 54LS06 - Hex Inverter Buffers/Drivers (Texas Instruments)
  • 54LS08 - Quadruple 2-Input Positive-AND Gates (Texas Instruments)
  • 54LS109A - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
  • 54LS122 - RETRIGGERABLE MONOSTABLE MULTIVIBRATORS (Texas Instruments)
Other Datasheets by National Semiconductor
  • 54LS00 - Quad 2-Input NAND Gates
  • 54LS02 - Quad 2-Input NOR Gates
  • 54LS03 - Quad 2-Input NAND Gates
  • 54LS04 - Hex Inverting Gates
  • 54LS05 - HEX INVERTERS
  • 54LS08 - Quad 2-Input AND Gates
  • 54LS09 - QUAD 2-INPUT AND GATES
  • 54LS10 - Triple 3-Input NAND Gates

Full PDF Text Transcription

Click to expand full text
DM54LS503 DM74LS503 8-Bit Successive Approximation Register (with Expansion Control) April 1992 DM54LS503 DM74LS503 8-Bit Successive Approximation Register (with Expansion Control) General Description The ’LS503 register is basically the same as the ’LS502 except that it has an active LOW Enable (E) input that is used in cascading two or more packages for longer word lengths A HIGH signal on E after a START operation forces Q7 HIGH and prevents the device from accepting serial data With the E input of an ’LS503 connected to the CC output of a preceding (more significant) device the ’LS503 will be inhibited until the preceding device is filled causing its CC output to go LOW This LOW signal then enables the ’LS503 to accept the serial data on subsequent clocks For a description of the st
Published: |