Description
The MM54C165 MM74C165 functions as an 8-bit parallelload serial shift register Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD (PL) is low Shifting is inhibited as long as PL is low Data is sequentially shifted from complementary outputs Q7 and Q7 highest
Features
- Y Wide supply voltage range Y Guaranteed noise margin Y High noise immunity Y Low power TTL compatibility
Y Parallel loading independent of clock Y Dual clock inputs Y Fully static operation
3V to 15V
1V
0 45 VCC (typ ) fan out of 2 driving 74L
Connection and Block Diagrams
Dual-In-Line Package
Top View
TL F 5897.
- 2
Order Number MM54C165 or MM74C165
Please look into Section 8 Appendix D for availability of various package types
TL F 5897.
- 1
C1995 National Semiconductor Cor.
74C165 Datasheet
