Datasheet4U Logo Datasheet4U.com

74LS139 - Decoders/Demultiplexers

General Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times In high-performance memory systems these decoders can be used to minimize the effects of system decoding When used with high-speed mem

Key Features

  • Y Y Y Y Y Y Y Designed specifically for high speed Memory decoders Data transmission systems LS138 3-to-8-line decoders incorporates 3 enable inputs to simplify cascading and or data reception LS139 contains two fully independent 2-to-4-line decoders demultiplexers Schottky clamped for high performance Typical propagation delay (3 levels of logic) LS138 21 ns LS139 21 ns Typical power dissipation LS138 32 mW LS139 34 mW Alternate Military Aerospace devices (54LS138 54LS139) are available C.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS139 LOW POWER SCHOTTKY ON Semiconductor
74LS139 Dual 2-line-to-4-line Decoders/Demultiplexers Hitachi Semiconductor
74LS139 Decoder/Demultiplexer Fairchild Semiconductor
74LS139 DUAL 1-OF-4 DECODER/ DEMULTIPLEXER Motorola
74LS139A Dual 2-Line To 4-Line Decoders/Demultiplexer Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
74LS126A Quad TRI-STATE Buffer
74LS14 Hex Inverters
74LS153 Dual 4-Line to 1-Line Data Selectors/Multiplexers
74LS154 4-Line to 16-Line Decoders/Demultiplexers
74LS155 Dual 2-Line to 4-Line Decoders/Demultiplexers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 Decoders Demultiplexers June 1989 54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 Decoders Demultiplexers General Description These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times In high-performance memory systems these decoders can be used to minimize the effects of system decoding When used with high-speed memories the delay times of these decoders are usually less than the typical access time of the memory This means that the effective system delay introduced by the decoder is negligible The LS138 decodes one-of-eight lines based upon the conditions at the three binary select inputs and the three enable inputs