Datasheet4U Logo Datasheet4U.com

74LS154 - 4-Line to 16-Line Decoders/Demultiplexers

General Description

Each of these 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive outputs when both the strobe inputs G1 and G2 are low The demultiplexing function is performed by using the 4 input lines to address the output line passing data

Key Features

  • Y Y Y Y Y Y Decodes 4 binary-coded inputs into one of 16 mutually exclusive outputs Performs the demultiplexing function by distributing data from one input line to any one of 16 outputs Input clamping diodes simplify system design High fan-out low-impedance totem-pole outputs Typical propagation delay 3 levels of logic 23 ns Strobe 19 ns Typical power dissipation 45 mW Connection and Logic Diagrams Dual-In-Line Package TL F 6394.
  • 1 Order Number DM54LS154J DM74LS154WM or DM74LS154N.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS154 4-Line to 16-Line Decoder/Demultiplexer Fairchild Semiconductor
74LS15 TRIPLE 3-INPUT AND GATE Motorola
74LS150 Data Selectors/Multiplexers Fairchild Semiconductor
74LS151 LOW POWER SCHOTTKY ON Semiconductor
74LS151 1-of-8 Line Data Selector/Multiplexer Fairchild Semiconductor

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
74LS153 Dual 4-Line to 1-Line Data Selectors/Multiplexers
74LS155 Dual 2-Line to 4-Line Decoders/Demultiplexers
74LS126A Quad TRI-STATE Buffer
74LS139 Decoders/Demultiplexers
74LS14 Hex Inverters

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM54LS154 DM74LS154 4-Line to 16-Line Decoders Demultiplexers May 1989 DM54LS154 DM74LS154 4-Line to 16-Line Decoders Demultiplexers General Description Each of these 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive outputs when both the strobe inputs G1 and G2 are low The demultiplexing function is performed by using the 4 input lines to address the output line passing data from one of the strobe inputs with the other strobe input low When either strobe input is high all outputs are high These demultiplexers are ideally suited for implementing high-performance memory decoders All inputs are buffered and input clamping diodes are provided to minimize transmission-line effects and thereby simplify system design Fe