Datasheet4U Logo Datasheet4U.com

74LS155 - Dual 2-Line to 4-Line Decoders/Demultiplexers

General Description

These TTL circuits feature dual 1-line-to-4-line demultiplexers with individual strobes and common binary-address inputs in a single 16-pin package When both sections are enabled by the strobes the common address inputs sequentially select and route associated input data to the appropriate output of

Key Features

  • Y Y Y Y Y.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS155 DUAL 1-OF-4 DECODER/ DEMULTIPLEXER ON Semiconductor
74LS155 Dual 2-Line to 4-Line Decoders/Demultiplexers Fairchild Semiconductor
74LS155 Dual 2-line-to-4-line Decoders/Demultiplexers Hitachi Semiconductor
74LS155 DUAL 1-OF-4 DECODER/DEMULTIPLEXER Motorola
74LS155A Dual 2-Line To 4-Line Decoders/Demultiplexers Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
74LS153 Dual 4-Line to 1-Line Data Selectors/Multiplexers
74LS154 4-Line to 16-Line Decoders/Demultiplexers
74LS126A Quad TRI-STATE Buffer
74LS139 Decoders/Demultiplexers
74LS14 Hex Inverters

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54LS155 DM54LS155 DM74LS155 54LS156 DM54LS156 DM74LS156 Dual 2-Line to 4-Line Decoders Demultiplexers June 1989 54LS155 DM54LS155 DM74LS155 54LS156 DM54LS156 DM74LS156 Dual 2-Line to 4-Line Decoders Demultiplexers General Description These TTL circuits feature dual 1-line-to-4-line demultiplexers with individual strobes and common binary-address inputs in a single 16-pin package When both sections are enabled by the strobes the common address inputs sequentially select and route associated input data to the appropriate output of each section The individual strobes permit activating or inhibiting each of the 4-bit sections as desired Data applied to input C1 is inverted at its outputs and data applied at C2 is true through its outputs The inverter following the C1 data input permits use a