Datasheet4U Logo Datasheet4U.com

74LS279 - Quad S-R Latches

General Description

The ’LS279 consists of four individual and independent SetReset Latches with active low inputs Two of the four latches have an additonal S input ANDed with the primary S input A low on any S input while the R input is high will be stored in the latch and appear on the corresponding Q output as a hig

Key Features

  • Y Alternate military aerospace device (54LS279) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package TL F 6420.
  • 1 Order Number 54LS279DMQB 54LS279FMQB 54LS279LMQB DM54LS279J DM74LS279M or DM74LS279N See NS Package Number E20A J16A M16A N16E or W16A Function Table Inputs Output S(1) R Q L L H L H H H L L H H Q0 H e High Level L e Low Level Q0 e The Level of Q before the indicated input cond.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS279 Quad S-R Latch Fairchild Semiconductor
74LS279 Quadruple S-R Latches Hitachi Semiconductor
74LS27 Triple 3-input Positive NOR Gates Hitachi Semiconductor
74LS273 OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP Mitsubishi Electric Semiconductor
74LS273 LOW POWER SCHOTTKY ON Semiconductor

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
74LS273 8-Bit Register
74LS20 Dual 4-Input NAND Gates
74LS240 Octal TRI-STATE Buffers/Line Drivers/Line Receivers
74LS241 Octal TRI-STATE Buffers/Line Drivers/Line Receivers
74LS245 TRI-STATE Octal Bus Transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54LS279 DM54LS279 DM74LS279 Quad S-R Latches May 1989 54LS279 DM54LS279 DM74LS279 Quad S-R Latches General Description The ’LS279 consists of four individual and independent SetReset Latches with active low inputs Two of the four latches have an additonal S input ANDed with the primary S input A low on any S input while the R input is high will be stored in the latch and appear on the corresponding Q output as a high A low on the R input while the S input is high will clear the Q output to a low Simultaneous transistion of the R and S inputs from low to high will cause the Q output to be indeterminate Both inputs are voltage level triggered and are not affected by transition time of the input data Features Y Alternate military aerospace device (54LS279) is available Contact a National