Datasheet4U Logo Datasheet4U.com

74LS352 - Dual 4-Line to 1-Line Data Selectors/Multiplexers

General Description

Each of these data selectors multiplexers contains inverters and drivers to supply fully complementary on-chip binary decoding data selection to the AND-OR-invert gates Separate strobe inputs are provided for each of the two four-line sections Y Y Y Y

Key Features

  • Y Y Inverting version of DM54 74LS153 Permits multiplexing from N lines to 1 line Y Performs parallel-to-serial conversion Strobe (enable) line provided for cascading (N lines to n lines) High fan-out low-impedance totem-pole outputs Typical average propagation delay times From data 15 ns From strobe 19 ns From select 22 ns Typical power dissipation 31 mW Connection Diagram Dual-In-Line Package Function Table Select Inputs B X L L L L H H H H A X L L H H L L H H C0 X L H X X X X X X Data In.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS30 8-INPUT NAND GATE ON Semiconductor
74LS30 8-Input NAND Gate Fairchild Semiconductor
74LS30 8-input Positive NAND Gate Hitachi Semiconductor
74LS32 Quad 2-Input OR Gate Fairchild Semiconductor
74LS32 Quadruple 2-input Positive OR Gates Hitachi Semiconductor

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
74LS30 8-Input NAND Gate
74LS32 Quad 2-Input OR Gates
74LS367 Hex TRI-STATE Buffers
74LS373 Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
74LS374 Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54LS352 DM74LS352 Dual 4-Line to 1-Line Data Selectors Multiplexers June 1989 54LS352 DM74LS352 Dual 4-Line to 1-Line Data Selectors Multiplexers General Description Each of these data selectors multiplexers contains inverters and drivers to supply fully complementary on-chip binary decoding data selection to the AND-OR-invert gates Separate strobe inputs are provided for each of the two four-line sections Y Y Y Y Features Y Y Inverting version of DM54 74LS153 Permits multiplexing from N lines to 1 line Y Performs parallel-to-serial conversion Strobe (enable) line provided for cascading (N lines to n lines) High fan-out low-impedance totem-pole outputs Typical average propagation delay times From data 15 ns From strobe 19 ns From select 22 ns Typical power dissipation 31 mW Connect