Datasheet4U Logo Datasheet4U.com

ADC10080 - 10-Bit 80MSPS 3V 78.6mW A/D Converter

General Description

The ADC10080 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 10-bit digital words at 80 Megasamples per second (MSPS).

Key Features

  • n Single +3.0V operation n Selectable 2.0 VP-P, 1.5 VP-P, or 1.0 VP-P full-scale input swing n 400 MHz.
  • 3 dB input bandwidth n Low power consumption n Standby mode n On-chip reference and sample-and-hold amplifier n Offset binary or two’s complement data format n Separate adjustable output driver supply to accommodate 2.5V and 3.3V logic families n 28-pin TSSOP package Key Specifications n n n n n n n n n Resolution Conversion Rate Full Power Bandwidth DNL SNR (fIN = 10 MHz) SFDR (fIN =.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ADC10080 10-Bit 80MSPS 3V 78.6mW A/D Converter Texas Instruments
ADC100 Single & Dual Output DC/DC Converters MPS Industries
ADC1000 (ADC1000 - ADC4050) Custom Multi Element Silicon Photodiodes Advanced Detector
ADC1002S020 Single 10 bits ADC NXP Semiconductors
ADC1003S030 Single 10-bits ADC NXP Semiconductors

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
ADC1001 10-Bit uP Compatible A/D Converter
ADC10030 10-Bit/ 30 MSPS/ 125 mW A/D Converter
ADC10040 10-Bit/ 40 MSPS/ 3V/ 55.5 mW A/D Converter
ADC1005 10-Bit uP Compatible A/D Converter
ADC10061 10-Bit 600ns A/D Converter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ADC10080 10-Bit 80 MSPS 3V, 78.6 mW A/D Converter November 2004 ADC10080 10-Bit, 80 MSPS, 3V, 78.6 mW A/D Converter General Description The ADC10080 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 10-bit digital words at 80 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to provide a complete conversion solution, and to minimize power consumption, while providing excellent dynamic performance. A unique sample-and-hold stage yields a fullpower bandwidth of 400 MHz. Operating on a single 3.0V power supply, this device consumes just 78.6 mW at 80 MSPS, including the reference current.