Datasheet4U Logo Datasheet4U.com

ADC12L063 - 12-Bit/ 62 MSPS/ 354 mW A/D Converter

General Description

The ADC12L063 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 62 Megasamples per second (MSPS), minimum.

Key Features

  • n n n n Single supply operation Low power consumption Power down mode On-chip reference buffer Key Specifications n n n n n n n n n n Resolution Conversion Rate Bandwidth DNL INL SNR SFDR Data Latency Supply Voltage Power Consumption, 62 MHz 12 Bits 62 MSPS(min) 170MHz ± 0.5 LSB(typ) ± 1.0 LSB(typ) 66 dB(typ) 78 dB(typ) 6 Clock Cycles +3.3V ± 300 mV 354 mW(typ).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ADC12L063 12-Bit A/D Converter Texas Instruments
ADC12L066 12-Bit A/D Converter Texas Instruments
ADC12L080 12-Bit A/D Converter Texas Instruments
ADC120 12-bit A/D converter STMicroelectronics
ADC12010 A/D Converter Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
ADC12L066 12-Bit/ 66 MSPS/ 450 MHz Bandwidth A/D Converter
ADC12L030 3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters
ADC12L032 3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters
ADC12L034 3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters
ADC12L038 3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ADC12L063 12-Bit, 62 MSPS, 354 mW A/D Converter with Internal Sample-and-Hold November 2002 ADC12L063 12-Bit, 62 MSPS, 354 mW A/D Converter with Internal Sample-and-Hold General Description The ADC12L063 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 62 Megasamples per second (MSPS), minimum. This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-andhold circuit to minimize die size and power consumption while providing excellent dynamic performance. Operating on a single 3.3V power supply, this device consumes just 354 mW at 62 MSPS, including the reference current. The Power Down feature reduces power consumption to just 50 mW.