Datasheet4U Logo Datasheet4U.com

CD4014BM - 8-Stage Static Shift Register

General Description

The CD4014BM CD4014BC is an 8-stage parallel input serial output shift register A parallel serial control input enables individual JAM inputs to each of 8 stages Q outputs are available from the sixth seventh and eighth stages All outputs have equal source and sink current capabilities and conform t

Key Features

  • Y Y Y Y Y Y Wide supply voltage range 3 0V to 15V High noise immunity 0 45 VDD (typ ) Low power TTL Fan out of 2 driving 74L compatibility or 1 driving 74LS 5V.
  • 10V.
  • 15V parametric ratings Symmetrical output characteristics Maximum input leakage 1 mA at 15V over full temperature range Connection Diagram Dual-In-Line Package Truth Table CL L L L L L L K Parallel Serial Q1 Serial PI 1 PI n Qn Input (Internal) Control X X X X 0 1 X 1 1 1 1 0 0 X 0 1 0 1 X X X 0 0 1 1 X X X 0 1.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CD4014BM CMOS 8-Stage Static Shift Registers Texas Instruments
CD4014BMS CMOS 8-Stage Static Shift Registers Intersil Corporation
CD4014B CMOS 8-Stage Static Shift Registers RCA
CD4014B CMOS 8-Stage Static Shift Registers Texas Instruments
CD4014BE CMOS 8-Stage Static Shift Registers Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
CD4014BC 8-Stage Static Shift Register
CD40106BC Hex Schmitt Trigger
CD40106BM Hex Schmitt Trigger
CD4010C Hex Buffers
CD4010M Hex Buffers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD4014BM CD4014BC 8-Stage Static Shift Register February 1988 CD4014BM CD4014BC 8-Stage Static Shift Register General Description The CD4014BM CD4014BC is an 8-stage parallel input serial output shift register A parallel serial control input enables individual JAM inputs to each of 8 stages Q outputs are available from the sixth seventh and eighth stages All outputs have equal source and sink current capabilities and conform to standard ‘‘B’’ series output drive When the parallel serial control input is in the logical ‘‘0’’ state data is serially shifted into the register synchronously with the positive transition of the clock When the parallel serial control input is in the logical ‘‘1’’ state data is jammed into each stage of the register synchronously with the positive transition of t