Datasheet4U Logo Datasheet4U.com

CD4030M - Quad EXCLUSIVE-OR Gate

General Description

The EXCLUSIVE-OR gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and Pchannel enhancement mode transistors All inputs are protected against static discharge with diodes to VDD and VSS Applications Y Y Y Y Y

Key Features

  • Y Y Y Y Y Y Wide supply voltage range 3 0V to 15V Low power 100 nW (typ ) Medium speed tPHL e tPLH e 40 ns (typ ) operation at CL e 15 pF 10V supply High noise immunity 0 45 VCC (typ ) Automotive Data terminals Instrumentation Medical electronics Industrial controls Remote metering Computers Schematic Diagram TL F 5961.
  • 1 Connection Diagram Dual-In-Line Package TL F 5961.
  • 2 Order Number CD4030 C1995 National Semiconductor Corporation TL F 5961 RRD-B30M105 Printed in U.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD4030M CD4030C Quad EXCLUSIVE-OR Gate February 1988 CD4030M CD4030C Quad EXCLUSIVE-OR Gate General Description The EXCLUSIVE-OR gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and Pchannel enhancement mode transistors All inputs are protected against static discharge with diodes to VDD and VSS Applications Y Y Y Y Y Features Y Y Y Y Y Y Wide supply voltage range 3 0V to 15V Low power 100 nW (typ ) Medium speed tPHL e tPLH e 40 ns (typ ) operation at CL e 15 pF 10V supply High noise immunity 0 45 VCC (typ ) Automotive Data terminals Instrumentation Medical electronics Industrial controls Remote metering Computers Schematic Diagram TL F 5961 – 1 Connection Diagram Dual-In-Line Package TL F 5961 – 2 Order Number CD4030 C1995 National Semicon