Datasheet4U Logo Datasheet4U.com

DM54191 - Synchronous Up/Down 4-Bit Binary Counter

Description

This circuit is a synchronous reversible up down counter The 191 is a 4-bit binary counter Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change simultaneously when so instructed by the steering logic This mode of operation eliminates the output

📥 Download Datasheet

Datasheet preview – DM54191

Datasheet Details

Part number DM54191
Manufacturer National Semiconductor
File Size 120.95 KB
Description Synchronous Up/Down 4-Bit Binary Counter
Datasheet download datasheet DM54191 Datasheet
Additional preview pages of the DM54191 datasheet.

📁 Similar Datasheet

  • DM54141 - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM54155 - Dual 2-Line to 4-Line Decoders/Demultiplexers (ETC)
  • DM5441A - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM5446A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5447A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5448 - BCD/7-Segment Decoder/Driver (MSI)
  • DM5489B - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54H71 - Series 54H / 74H (National)
  • DM54L89A - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54LS47 - BCD/7-Segment Decoder/Driver (MSI)
Other Datasheets by National Semiconductor
  • DM54193 - Synchronous Up/Down 4-Bit Binary Counter with Dual Clock
  • DM54194 - 4-Bit Bidirectional Universal Shift Registers
  • DM5410 - Triple 3-Input NAND Gates
  • DM54121 - One-Shot with Clear and Complementary Outputs
  • DM54122 - Retriggerable Resettable Multivibrator
  • DM54123 - Dual Retriggerable One-Shot with Clear and Complementary Outputs
  • DM54125 - Quad TRI-STATE Buffers
  • DM54132 - DM54132/DM74132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs

Full PDF Text Transcription

Click to expand full text
54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control June 1989 54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control General Description This circuit is a synchronous reversible up down counter The 191 is a 4-bit binary counter Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change simultaneously when so instructed by the steering logic This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters The outputs of the four master-slave flip-flops are triggered on a low-to-high level transition of the clock input if the enable input is low A high at the enable input inhibits counting Level changes at either the enable inpu
Published: |