Datasheet4U Logo Datasheet4U.com

DM54194 - 4-Bit Bidirectional Universal Shift Registers

General Description

This bidirectional shift register is designed to incorporate virtually all of the

Key Features

  • a system designer may want in a shift register it features parallel inputs parallel outputs right-shift and left-shift serial inputs operating-mode-control inputs and a direct overriding clear line The register has four distinct modes of operation namely Parallel (broadside) load Shift right (in the direction QA toward QD) Shift left (in the direction QD toward QA) Inhibit clock (do nothing) Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode contr.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM54141 BCD / DECIMAL DECODERS / DRIVERS MSI
DM54155 Dual 2-Line to 4-Line Decoders/Demultiplexers ETC
DM5441A BCD / DECIMAL DECODERS / DRIVERS MSI
DM5446A BCD/7-Segment Decoder/Driver MSI
DM5447A BCD/7-Segment Decoder/Driver MSI

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
DM54191 Synchronous Up/Down 4-Bit Binary Counter
DM54193 Synchronous Up/Down 4-Bit Binary Counter with Dual Clock
DM5410 Triple 3-Input NAND Gates
DM54121 One-Shot with Clear and Complementary Outputs
DM54122 Retriggerable Resettable Multivibrator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM54194 4-Bit Bidirectional Universal Shift Registers June 1989 DM54194 4-Bit Bidirectional Universal Shift Registers General Description This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register it features parallel inputs parallel outputs right-shift and left-shift serial inputs operating-mode-control inputs and a direct overriding clear line The register has four distinct modes of operation namely Parallel (broadside) load Shift right (in the direction QA toward QD) Shift left (in the direction QD toward QA) Inhibit clock (do nothing) Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs S0 and S1 high The data is loaded into the associated flipf