Datasheet4U Logo Datasheet4U.com

DM54367 - Hex TRI-STATE Buffers

Description

This device contains six independent gates each of which performs a non-inverting buffer function The outputs have the TRI-STATE feature When enabled the outputs exhibit the low impedance characteristics of a standard TTL output with additional drive capability to permit the driving of bus lines wit

📥 Download Datasheet

Datasheet preview – DM54367

📁 Similar Datasheet

  • DM54141 - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM54155 - Dual 2-Line to 4-Line Decoders/Demultiplexers (ETC)
  • DM5441A - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM5446A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5447A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5448 - BCD/7-Segment Decoder/Driver (MSI)
  • DM5489B - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54H71 - Series 54H / 74H (National)
  • DM54L89A - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54LS47 - BCD/7-Segment Decoder/Driver (MSI)
Other Datasheets by National Semiconductor
  • DM5430 - 8-Input NAND Gate
  • DM5432 - Quad 2-Input OR Gates
  • DM5437 - Quad 2-Input NAND Buffers
  • DM5438 - Quad 2-Input NAND Buffers
  • DM5400 - Quad 2-Input NAND Gates
  • DM5401 - Quad 2-Input NAND Gates with Open-Collector Outputs
  • DM5402 - Quad 2-Input NOR Gates
  • DM5403 - Quad 2-Input NAND Gates with Open-Collector Outputs

Full PDF Text Transcription

Click to expand full text
DM54367 Hex TRI-STATE Buffers June 1989 DM54367 Hex TRI-STATE Buffers General Description This device contains six independent gates each of which performs a non-inverting buffer function The outputs have the TRI-STATE feature When enabled the outputs exhibit the low impedance characteristics of a standard TTL output with additional drive capability to permit the driving of bus lines without external resistors When disabled both the output transistors are turned off presenting a high-impedance state to the bus line Thus the output will act neither as a signficant load nor as a driver To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels the disable time is shorter than the enable time of the outputs Connection Diagram Dual-In-Line Packag
Published: |