Datasheet4U Logo Datasheet4U.com

DM5474 - Dual Positive-Edge-Triggered D Flip-Flops

Datasheet Summary

Description

This device contains two independent positive-edge-triggered D flip-flops with complementary outputs The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse The triggering occurs at a voltage level and is not directly related to the transition time

Features

  • Y Alternate Military Aerospace device (5474) is available Contact a National Semiconductor Sales Office Distributor for specific.

📥 Download Datasheet

Datasheet preview – DM5474

Datasheet Details

Part number DM5474
Manufacturer National Semiconductor
File Size 111.47 KB
Description Dual Positive-Edge-Triggered D Flip-Flops
Datasheet download datasheet DM5474 Datasheet
Additional preview pages of the DM5474 datasheet.

📁 Similar Datasheet

  • DM54141 - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM54155 - Dual 2-Line to 4-Line Decoders/Demultiplexers (ETC)
  • DM5441A - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM5446A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5447A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5448 - BCD/7-Segment Decoder/Driver (MSI)
  • DM5489B - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54H71 - Series 54H / 74H (National)
  • DM54L89A - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54LS47 - BCD/7-Segment Decoder/Driver (MSI)
Other Datasheets by National Semiconductor
  • DM5470 - AND Gated Positive Edge Triggered J-K Flip-Flop
  • DM5476 - Dual Master-Slave J-K Flip-Flops
  • DM5400 - Quad 2-Input NAND Gates
  • DM5401 - Quad 2-Input NAND Gates with Open-Collector Outputs
  • DM5402 - Quad 2-Input NOR Gates
  • DM5403 - Quad 2-Input NAND Gates with Open-Collector Outputs
  • DM5404 - Hex Inverting Gates
  • DM5405 - (DM5405 / DM7405) Hex Inverters

Full PDF Text Transcription

Click to expand full text
5474 DM5474 DM7474 Dual Positive-Edge-Triggered D Flip-Flops with Preset Clear and Complementary Outputs June 1989 5474 DM5474 DM7474 Dual Positive-Edge-Triggered D Flip-Flops with Preset Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D flip-flops with complementary outputs The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock The data on the D input may be changed while the clock is low or high without affecting the outputs as long as the data setup and hold times are not violated A low logic level on the preset or clear inputs will set or reset
Published: |