Datasheet4U Logo Datasheet4U.com

DM54LS175 - Hex/Quad D Flip-Flops with Clear

This page provides the datasheet information for the DM54LS175, a member of the DM54LS175J Hex/Quad D Flip-Flops with Clear family.

Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic All have a direct clear input and the quad (175) versions feature complementary outputs from each flip-flop Information at the D inputs meeting the setup time requirements is transferred to the Q outpu

Features

  • Y LS174 contains six flip-flops with single-rail outputs Y LS175 contains four flip-flops with double-rail outputs Y Buffered clock and direct clear inputs Y Individual data input to each flip-flop Y.

📥 Download Datasheet

Datasheet preview – DM54LS175

Datasheet Details

Part number DM54LS175
Manufacturer National Semiconductor
File Size 174.66 KB
Description Hex/Quad D Flip-Flops with Clear
Datasheet download datasheet DM54LS175 Datasheet
Additional preview pages of the DM54LS175 datasheet.

📁 Similar Datasheet

  • DM54LS47 - BCD/7-Segment Decoder/Driver (MSI)
  • DM54LS48 - BCD/7-Segment Decoder/Driver (MSI)
  • DM54LS49 - BCD/7-Segment Decoder/Driver (MSI)
  • DM54L89A - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54141 - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM54155 - Dual 2-Line to 4-Line Decoders/Demultiplexers (ETC)
  • DM5441A - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM5446A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5447A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5448 - BCD/7-Segment Decoder/Driver (MSI)
Other Datasheets by National Semiconductor
  • DM54LS174 - Hex/Quad D Flip-Flops with Clear
  • DM54LS10 - Triple 3-Input NAND Gates
  • DM54LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary Outputs
  • DM54LS11 - Triple 3-Input AND Gates
  • DM54LS112A - NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS
  • DM54LS125A - Quad TRI-STATE Buffers
  • DM54LS132 - NAND Gates
  • DM54LS138 - Decoders/Demultiplexers

Full PDF Text Transcription

Click to expand full text
54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM74LS175 Hex Quad D Flip-Flops with Clear June 1989 54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM74LS175 Hex Quad D Flip-Flops with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic All have a direct clear input and the quad (175) versions feature complementary outputs from each flip-flop Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse When the clock input is at either the high or low level the D input signal has no effect at the output Fea
Published: |