Datasheet4U Logo Datasheet4U.com

DM54LS273 - 8-Bit Register with Clear

Description

The ’LS273 is a high speed 8-bit register consisting of eight D-type flip-flops with a common Clock and an asynchronous active LOW Master Reset This device is supplied in a 20pin package featuring 0 3 inch row spacing

Features

  • Y Y Y Y Edge-triggered 8-bit high speed register Parallel in and out Common clock and master reset Connection Diagram Dual-In-Line Package TL F 9825.
  • 1 Order Number DM54LS273E DM54LS273J DM54LS273W DM74LS273M or DM74LS273N See NS Package Number E20A J20A M20B N20A or W20A Pin Names CP D0.
  • D7 MR Q0.
  • Q7.

📥 Download Datasheet

Datasheet preview – DM54LS273

📁 Similar Datasheet

  • DM54LS47 - BCD/7-Segment Decoder/Driver (MSI)
  • DM54LS48 - BCD/7-Segment Decoder/Driver (MSI)
  • DM54LS49 - BCD/7-Segment Decoder/Driver (MSI)
  • DM54L89A - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54141 - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM54155 - Dual 2-Line to 4-Line Decoders/Demultiplexers (ETC)
  • DM5441A - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM5446A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5447A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5448 - BCD/7-Segment Decoder/Driver (MSI)
Other Datasheets by National Semiconductor
  • DM54LS279 - Quad S-R Latches
  • DM54LS20 - Dual 4-Input NAND Gates
  • DM54LS21 - Dual 4-Input AND Gates
  • DM54LS240 - Octal TRI-STATE Buffers/Line Drivers/Line Receivers
  • DM54LS241 - Octal TRI-STATE Buffers/Line Drivers/Line Receivers
  • DM54LS245 - TRI-STATE Octal Bus Transceiver
  • DM54LS251 - TRI-STATE Data Selectors/Multiplexers
  • DM54LS257B - TRI-STATE Quad 2-Data Selectors/Multiplexers

Full PDF Text Transcription

Click to expand full text
DM54LS273 DM74LS273 8-Bit Register with Clear April 1992 DM54LS273 DM74LS273 8-Bit Register with Clear General Description The ’LS273 is a high speed 8-bit register consisting of eight D-type flip-flops with a common Clock and an asynchronous active LOW Master Reset This device is supplied in a 20pin package featuring 0 3 inch row spacing Features Y Y Y Y Edge-triggered 8-bit high speed register Parallel in and out Common clock and master reset Connection Diagram Dual-In-Line Package TL F 9825 – 1 Order Number DM54LS273E DM54LS273J DM54LS273W DM74LS273M or DM74LS273N See NS Package Number E20A J20A M20B N20A or W20A Pin Names CP D0–D7 MR Q0–Q7 Description Clock Pulse Input (Active Rising Edge) Data Inputs Asynchronous Master Reset Input (Active LOW) Flip-Flop Outputs C1995 National
Published: |