Datasheet4U Logo Datasheet4U.com

DM54LS377 - Octal D Flip-Flop

Description

The ’LS377 is an 8-bit register built using advanced low power Schottky technology This register consists of eight D-type flip-flops with a buffered common clock and a buffered common input enable The device is packaged in the space-saving (0 3 inch row spacing) 20-pin package

Features

  • Y 8-bit high speed parallel registers Y Positive edge-triggered D-type flip-flops Y Fully buffered common clock and enable inputs Connection Diagram Dual-In-Line Package TL F 9831.
  • 1 Order Number DM54LS377E DM54LS377J DM54LS377W DM74LS377WM or DM74LS377N See NS Package Number E20A J20A M20B N20A or W20A Pin Names E D0.
  • D7 CP Q0.
  • Q7.

📥 Download Datasheet

Datasheet preview – DM54LS377

📁 Similar Datasheet

  • DM54LS47 - BCD/7-Segment Decoder/Driver (MSI)
  • DM54LS48 - BCD/7-Segment Decoder/Driver (MSI)
  • DM54LS49 - BCD/7-Segment Decoder/Driver (MSI)
  • DM54L89A - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54141 - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM54155 - Dual 2-Line to 4-Line Decoders/Demultiplexers (ETC)
  • DM5441A - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM5446A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5447A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5448 - BCD/7-Segment Decoder/Driver (MSI)
Other Datasheets by National Semiconductor
  • DM54LS373 - Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
  • DM54LS374 - Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
  • DM54LS30 - 8-Input NAND Gate
  • DM54LS32 - Quad 2-Input OR Gates
  • DM54LS365A - Hex TRI-STATE Buffers
  • DM54LS367A - Hex TRI-STATE Buffers
  • DM54LS368A - Hex TRI-STATE Inverting Buffers
  • DM54LS00 - Quad 2-Input NAND Gates

Full PDF Text Transcription

Click to expand full text
Obsolete DM54LS377 DM74LS377 Octal D Flip-Flop with Common Enable and Clock May 1992 DM54LS377 DM74LS377 Octal D Flip-Flop with Common Enable and Clock General Description The ’LS377 is an 8-bit register built using advanced low power Schottky technology This register consists of eight D-type flip-flops with a buffered common clock and a buffered common input enable The device is packaged in the space-saving (0 3 inch row spacing) 20-pin package Features Y 8-bit high speed parallel registers Y Positive edge-triggered D-type flip-flops Y Fully buffered common clock and enable inputs Connection Diagram Dual-In-Line Package TL F 9831 – 1 Order Number DM54LS377E DM54LS377J DM54LS377W DM74LS377WM or DM74LS377N See NS Package Number E20A J20A M20B N20A or W20A Pin Names E D0 – D7 CP Q0
Published: |