Datasheet4U Logo Datasheet4U.com

DM54LS461 - Octal Counter

Description

The LS461 is an 8-bit synchronous counter with parallel load clear and hold capability Two function select inputs (I0 I1) provide one of four operations which occur synchronously on the rising edge of the clock (CK) The LOAD operation loads the inputs (D7 D0) into the output register (Q7

📥 Download Datasheet

Datasheet preview – DM54LS461

📁 Similar Datasheet

  • DM54LS47 - BCD/7-Segment Decoder/Driver (MSI)
  • DM54LS48 - BCD/7-Segment Decoder/Driver (MSI)
  • DM54LS49 - BCD/7-Segment Decoder/Driver (MSI)
  • DM54L89A - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54141 - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM54155 - Dual 2-Line to 4-Line Decoders/Demultiplexers (ETC)
  • DM5441A - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM5446A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5447A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5448 - BCD/7-Segment Decoder/Driver (MSI)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
DM54LS461 DM74LS461 Octal Counter July 1989 DM54LS461 DM74LS461 Octal Counter General Description The LS461 is an 8-bit synchronous counter with parallel load clear and hold capability Two function select inputs (I0 I1) provide one of four operations which occur synchronously on the rising edge of the clock (CK) The LOAD operation loads the inputs (D7 – D0) into the output register (Q7 – Q0) The CLEAR operation resets the output register to all LOWs The HOLD operation holds the previous value regardless of clock transitions The INCREMENT operation adds one to the output register when the carry-in input is TRUE (CI e LOW) otherwise the operation is a HOLD The carry-out (CO) is TRUE (CO e LOW) when the output register (Q7 – Q0) is all HIGHs otherwise FALSE (CO e HIGH) The output register
Published: |